



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

| APPLICATION NO.  | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO.    |
|--|-------------|----------------------|---------------------|---------------------|
| 10/814,141   | 04/01/2004  | Heung-Lyul Cho       | 0630-1979P          | 6546                |
| 2292   | 7590        | 12/11/2008           | EXAMINER            |                     |
| BIRCH STEWART KOLASCH & BIRCH<br>PO BOX 747<br>FALLS CHURCH, VA 22040-0747 |             |                      |                     | SCHECHTER, ANDREW M |
| ART UNIT   |             | PAPER NUMBER         |                     |                     |
| 2871   |             |                      |                     |                     |
| NOTIFICATION DATE  |             |                      | DELIVERY MODE       |                     |
| 12/11/2008   |             |                      | ELECTRONIC          |                     |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

mailroom@bskb.com

|                              |                        |                     |  |
|------------------------------|------------------------|---------------------|--|
| <b>Office Action Summary</b> | <b>Application No.</b> | <b>Applicant(s)</b> |  |
|                              | 10/814,141             | CHO ET AL.          |  |
|                              | <b>Examiner</b>        | <b>Art Unit</b>     |  |
|                              | ANDREW SCHECHTER       | 2871                |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 22 September 2008.  
 2a) This action is **FINAL**.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1,2,15,16,20,21,23 and 24 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1,2,15,16,20,21,23 and 24 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 01 April 2004 is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ .                                    |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____.   | 6) <input type="checkbox"/> Other: _____ .                        |

## **DETAILED ACTION**

### ***Request for Continued Examination***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11 August 2008 has been entered.

### ***Response to Arguments***

2. Applicant's arguments filed 11 August 2008 have been fully considered but they are not persuasive. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

The applicant has amended claim 1 to recite details of an ink-jet printing process and added new claim 24 which recites details of a roller printing process. The applicant argues [pp. 6-7] that the previously applied art does not disclose these details. While this appears to be true, it is not a persuasive argument for patentability of the claims. The amended details of the ink-jet and roller printing process are not themselves novel, and their use in the fabrication methods of the previously applied art would have been obvious to one of ordinary skill in the art at the time of the invention as discussed below.

***Claim Objections***

3. Claim 1 is objected to because of the following informalities: the amended paragraph beginning "providing a thermal transfer injection nozzle" is unnecessarily ungrammatical, in particular in that it appears that the phrase "and injecting a resist" is redundant with the following phrase and should be deleted. Appropriate correction is required.
4. Claims 1 and 20 are objected to because of the following informalities: "providing a substrate" and "forming a gate line on a substrate" are each recited, the second one should be "the substrate" or "said substrate". Appropriate correction is required.
5. Claim 24 is objected to because of the following informalities: "to retransferring onto the surface of the roller" should be "to retransfer the resist onto the surface of the substrate". Appropriate correction is required.
6. Claim 24 is objected to because of the following informalities: the phrase "sequentially removing the conductive layer including the high-concentrated N+ layer above the channel region by using the photoresist layer pattern as a mask to source/drain electrodes" should be "sequentially removing the conductive layer and the high-concentrated N+ layer above the channel region by using the photoresist layer pattern as a mask to form a source/drain electrode". With "including" instead of "and", it makes little sense to have "sequentially", and the conductive layer clearly does not "include" the N+ layer, since they have been separately recited in the claim. Also, "to a source/drain electrode" is missing the verb "form" and "source/drain electrodes" should

be "source/drain electrode" (or at least consistent one way or the other in the claim).  
Appropriate correction is required.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1, 2, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Deane et al.*, U.S. Patent No. 6,686,229 in view of official notice / admitted prior art, in view of *Chae*, US 2002/0135710, and further in view of *Baughman et al.*, U.S. Patent No. 5,441,593.

*Deane* discloses [see Fig. 1, for instance] a fabrication method of a liquid crystal display device, comprising: forming a gate line [5] on a substrate by applying a gate photoresist pattern by printing [col. 7, lines 60-67], sequentially forming a gate insulating layer [13], a semiconductor layer [17], and a high-concentrated N+ layer [19] over the gate line; forming an active region including the high-concentrated N+ layer by applying an active photoresist pattern by printing [col. 7, lines 60-67], wherein the active region is formed by sequentially removing the high-concentrated N+ layer and the semiconductor layer using the active photoresist pattern formed by printing as a mask [see Fig. 1b]; removing the active resist pattern [inherent]; forming a conductive layer [23] over the active region; forming a source/drain electrode [29, 27]; forming a passivation layer [33]

over the source/drain electrode; forming a contact hole [35] in the passivation layer by applying a contact hole photoresist pattern [34] by printing [col. 6, lines 17-22], and forming a pixel electrode [37] on the passivation layer by printing a pixel electrode photoresist pattern [col. 7, lines 60-67].

For the steps of forming the gate line, forming the semiconductor layer and N+ layer, and forming the pixel electrode, the reference describes directly printing the layers onto the substrate [as can be seen from the "tails" shown in the figures, for instance]. However, the reference also explicitly states [col. 7, lines 60-67] that these printing processes can be replaced with the process of covering the substrate with the material of the layer, printing a photoresist pattern onto the material, and etching to pattern the layer. The reference also provides motivation to do so, in that it avoids the need to use conventional photolithography to process the photoresists, thus lowering costs while not needing to directly print the layer. The examiner has therefore treated the relevant claim limitations as explicitly disclosed by the reference, as noted above; alternatively, they could be considered as not disclosed by the particular embodiment of Fig. 1 (and initial discussion thereof), but obvious to one of ordinary skill in the art at the time of the invention due to these teachings of *Deane* [col. 7, lines 60-67]. In either case, these claim limitations are met by *Deane*.

*Deane* does not explicitly disclose depositing a photoresist layer over the conductive layer, applying a mask over the photoresist layer, performing a lithography process, to thereby form the source/drain electrode. Instead, *Deane* merely states that the conductive layer is "then patterned using conventional photolithography" [col. 5,

lines 35-36]. The examiner takes official notice that it was well-known in the art for conventional photolithography to include steps of depositing a photoresist layer over a conductive layer, applying a mask over the photoresist layer, and performing a lithography process to form a photoresist layer pattern [this taking of official notice was not traversed by the applicant, therefore the statement is considered admitted prior art, see MPEP 2144.04]. It would have been obvious to one of ordinary skill in the art at the time of the invention to have these steps in the method of *Deane*, motivated by the desire to use conventional photolithographic techniques, having high reliability and precision, to form the source and drain electrodes.

*Deane* does not disclose sequentially removing the conductive layer and the high-concentrated layer above the channel region by using the photoresist layer pattern as a mask to form a source/drain electrode. Instead, the photoresist layer pattern is used as a mask to remove the conductive layer to form a source/drain electrode and the photoresist layer pattern is then removed; the source/drain electrodes themselves (instead of the identically shaped photoresist layer pattern) are then used as the mask to remove the high-concentrated layer above the channel region.

*Chae* discloses [see Fig. 6C, paragraph 0061, for instance] a method of forming an analogous TFT, in which the source/drain electrodes [35, 37] are formed, the photoresist is removed, and the source/drain electrodes are then used as the mask to remove the high-concentrated layer [47], just as in *Deane*. *Chae* then goes on to say [paragraph 0062] that alternatively the photoresist can be left in place and used as the mask in removing the high-concentrated layer, just as in the present application. This is

evidence that the two sequences are considered art-recognized equivalents. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the photoresist as the mask for removing the high-concentrated layer, motivated by the art-recognized equivalence of the two methods.

Regarding the limitations amended to claim 1 in the response of 11 August 2008, namely that the printing process uses a thermal transfer injection nozzle, including a resist storing layer for storing an injected resist, a thin film resistor for heating a thin-deposited resist electrically, a vapor heated by the thin film resistor (and injecting a resist, see objection above), and an injection hole plate including an injection hole that injects a resist. Previously the examiner had taken official notice that inkjet printing was known in the art, and as this had not been traversed by the applicant, this was taken as admitted prior art [see MPEP 2144.04]; the use of inkjet printing was held to have been obvious to one of ordinary skill in the art at the time of the invention in this case in *Deane*, motivated by its being a reliable, cost-effective technique for printing. This remains valid. However, the taking of official notice did not extend to the amended details of the inkjet process.

*Baughman* discloses [see Fig. 1 and compare with the applicant's Fig. 2] such a thermal transfer injection nozzle, with resist storing layer [17], thin film resistor [16], vapor [col. 1, lines 35-37, for instance], and injection hole plate [22] including an injection hole [20] as recited. It would have been obvious to one of ordinary skill in the art at the time of the invention to use such a thermal transfer injection nozzle, motivated by *Baughman*'s teaching that such an injection nozzle can be manufactured precisely

and can achieve uniform controlled printing of material from multiple nozzles, thus producing the desired printed patterns on the substrate.

Claim 1 is therefore unpatentable.

The mask (for patterning the source and drain electrodes) includes a channel region [corresponding to region 24 in Fig. 1c, the region between the source and drain electrodes], so claim 2 is also unpatentable. Since the other steps are done by printing rather than conventional photolithography, the mask applied over the photoresist layer in the step of applying the mask is the only mask applied throughout the method of the independent claim, so claim 15 is also unpatentable. The printing is ink jet printing, so claim 16 is also unpatentable.

9. Claims 20, 21, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Deane et al.*, U.S. Patent No. 6,686,229 in view of official notice / admitted prior art, and further in view of *Baughman et al.*, U.S. Patent No. 5,441,593.

*Deane* discloses [see Fig. 1, for instance] a fabrication method of a liquid crystal display device, comprising: forming a gate line [5] on a substrate by applying a gate photoresist pattern by printing [col. 7, lines 60-67], sequentially forming a gate insulating layer [13], a semiconductor layer [17], and a high-concentrated N+ layer [19] over the gate line; forming an active region including the high-concentrated N+ layer by applying an active photoresist pattern by printing [col. 7, lines 60-67]; forming a conductive layer [23] over the active region; forming a source/drain electrode [29, 27]; forming a passivation layer [33] over the source/drain electrode; forming a contact hole [35] in the passivation layer by applying a contact hole photoresist pattern [34] by printing [col. 6,

lines 17-22], and forming a pixel electrode [37] on the passivation layer by printing a pixel electrode photoresist pattern [col. 7, lines 60-67].

For the steps of forming the gate line, forming the semiconductor layer and N+ layer, and forming the pixel electrode, the reference describes directly printing the layers onto the substrate [as can be seen from the "tails" shown in the figures, for instance]. However, the reference also explicitly states [col. 7, lines 60-67] that these printing processes can be replaced with the process of covering the substrate with the material of the layer, printing a photoresist pattern onto the material, and etching to pattern the layer. The reference also provides motivation to do so, in that it avoids the need to use conventional photolithography to process the photoresists, thus lowering costs while not needing to directly print the layer. The examiner has therefore treated the relevant claim limitations as explicitly disclosed by the reference, as noted above; alternatively, they could be considered as not disclosed by the particular embodiment of Fig. 1 (and initial discussion thereof), but obvious to one of ordinary skill in the art at the time of the invention due to these teachings of *Deane* [col. 7, lines 60-67]. In either case, these claim limitations are met by *Deane*.

*Deane* does not explicitly disclose depositing a photoresist layer over the conductive layer, applying a mask over the photoresist layer, performing a lithography process, to thereby form the source/drain electrode. Instead, *Deane* merely states that the conductive layer is "then patterned using conventional photolithography" [col. 5, lines 35-36]. The examiner takes official notice that it was well-known in the art for conventional photolithography to include steps of depositing a photoresist layer over a

conductive layer, applying a mask over the photoresist layer, and performing a lithography process [this taking of official notice was not traversed by the applicant, therefore the statement is considered admitted prior art, see MPEP 2144.04]. It would have been obvious to one of ordinary skill in the art at the time of the invention to have these steps in the method of *Deane*, motivated by the desire to use conventional photolithographic techniques, having high reliability and precision, to form the source and drain electrodes.

The above represents the grounds of rejection of claim 1 before its amendment on 28 February 2008.

Considering the additional limitations of claim 20, the N+ layer is an impurity-doped layer, and the conventional photolithography process discussed above includes using the patterned photoresist layer to pattern the conductive layer to form a source and a drain electrode over the active region. This represents the grounds of rejection of claim 20 prior to the amendments of 28 February 2008.

Considering the amendments of 28 February 2008, as discussed above the step of forming the gate line includes applying a gate photoresist pattern on the substrate by printing, and removing the gate photoresist pattern is inherent; as discussed above the source and drain electrodes are formed using the patterned photoresist layer, and removing the patterned photoresist layer is inherent.

Regarding the limitations amended to claim 20 in the response of 11 August 2008, namely that the printing process uses a thermal transfer injection nozzle, including a resist storing layer for storing an injected resist, a thin film resistor for

heating a thin-deposited resist electrically, a vapor heated by the thin film resistor (and injecting a resist, see objection above), and an injection hole plate including an injection hole that injects a resist. Previously the examiner had taken official notice that inkjet printing was known in the art, and as this had not been traversed by the applicant, this was taken as admitted prior art [see MPEP 2144.04]; the use of inkjet printing was held to have been obvious to one of ordinary skill in the art at the time of the invention in this case in *Deane*, motivated by its being a reliable, cost-effective technique for printing. This remains valid. However, the taking of official notice did not extend to the amended details of the inkjet process.

*Baughman* discloses [see Fig. 1 and compare with the applicant's Fig. 2] such a thermal transfer injection nozzle, with resist storing layer [17], thin film resistor [16], vapor [col. 1, lines 35-37, for instance], and injection hole plate [22] including an injection hole [20] as recited. It would have been obvious to one of ordinary skill in the art at the time of the invention to use such a thermal transfer injection nozzle, motivated by *Baughman*'s teaching that such an injection nozzle can be manufactured precisely and can achieve uniform controlled printing of material from multiple nozzles, thus producing the desired printed patterns on the substrate.

Claim 20 is therefore unpatentable.

Since the other steps are done by printing rather than conventional photolithography, the mask applied over the photoresist layer in the step of applying the mask is the only mask applied throughout the method of the independent claim, so claim 21 is also unpatentable. As discussed above, the step of forming the active region

includes applying an active photoresist pattern including the impurity-doped layer by printing, so claim 23 is also unpatentable.

10. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over *Deane et al.*, U.S. Patent No. 6,686,229 in view of official notice / admitted prior art, in view of *Chae*, US 2002/0135710, and further in view of *Yoshida et al.*, U.S. Patent No. 5,315,196.

*Deane* discloses [see Fig. 1, for instance] a fabrication method of a liquid crystal display device, comprising: forming a gate line [5] on a substrate by applying a gate photoresist pattern by printing [col. 7, lines 60-67], sequentially forming a gate insulating layer [13], a semiconductor layer [17], and a high-concentrated N+ layer [19] over the gate line; forming an active region including the high-concentrated N+ layer by applying an active photoresist pattern by printing [col. 7, lines 60-67], wherein the active region is formed by sequentially removing the high-concentrated N+ layer and the semiconductor layer using the active photoresist pattern formed by printing as a mask [see Fig. 1b]; removing the active resist pattern [inherent]; forming a conductive layer [23] over the active region; forming a source/drain electrode [29, 27]; forming a passivation layer [33] over the source/drain electrode; forming a contact hole [35] in the passivation layer by applying a contact hole photoresist pattern [34] by printing [col. 6, lines 17-22], and forming a pixel electrode [37] on the passivation layer by printing a pixel electrode photoresist pattern [col. 7, lines 60-67].

For the steps of forming the gate line, forming the semiconductor layer and N+ layer, and forming the pixel electrode, the reference describes directly printing the

layers onto the substrate [as can be seen from the "tails" shown in the figures, for instance]. However, the reference also explicitly states [col. 7, lines 60-67] that these printing processes can be replaced with the process of covering the substrate with the material of the layer, printing a photoresist pattern onto the material, and etching to pattern the layer. The reference also provides motivation to do so, in that it avoids the need to use conventional photolithography to process the photoresists, thus lowering costs while not needing to directly print the layer. The examiner has therefore treated the relevant claim limitations as explicitly disclosed by the reference, as noted above; alternatively, they could be considered as not disclosed by the particular embodiment of Fig. 1 (and initial discussion thereof), but obvious to one of ordinary skill in the art at the time of the invention due to these teachings of *Deane* [col. 7, lines 60-67]. In either case, these claim limitations are met by *Deane*.

*Deane* does not explicitly disclose depositing a photoresist layer over the conductive layer, applying a mask over the photoresist layer, performing a lithography process, to thereby form the source/drain electrode. Instead, *Deane* merely states that the conductive layer is "then patterned using conventional photolithography" [col. 5, lines 35-36]. The examiner takes official notice that it was well-known in the art for conventional photolithography to include steps of depositing a photoresist layer over a conductive layer, applying a mask over the photoresist layer, and performing a lithography process to form a photoresist layer pattern [this taking of official notice was not traversed by the applicant, therefore the statement is considered admitted prior art, see MPEP 2144.04]. It would have been obvious to one of ordinary skill in the art at the

time of the invention to have these steps in the method of *Deane*, motivated by the desire to use conventional photolithographic techniques, having high reliability and precision, to form the source and drain electrodes.

*Deane* does not disclose sequentially removing the conductive layer and the high-concentrated layer above the channel region by using the photoresist layer pattern as a mask to form a source/drain electrode. Instead, the photoresist layer pattern is used as a mask to remove the conductive layer to form a source/drain electrode and the photoresist layer pattern is then removed; the source/drain electrodes themselves (instead of the identically shaped photoresist layer pattern) are then used as the mask to remove the high-concentrated layer above the channel region.

*Chae* discloses [see Fig. 6C, paragraph 0061, for instance] a method of forming an analogous TFT, in which the source/drain electrodes [35, 37] are formed, the photoresist is removed, and the source/drain electrodes are then used as the mask to remove the high-concentrated layer [47], just as in *Deane*. *Chae* then goes on to say [paragraph 0062] that alternatively the photoresist can be left in place and used as the mask in removing the high-concentrated layer, just as in the present application. This is evidence that the two sequences are considered art-recognized equivalents. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the photoresist as the mask for removing the high-concentrated layer, motivated by the art-recognized equivalence of the two methods.

Regarding the additional limitations related to the roller printing process, a roller and a cliché, namely that the roller printing process includes providing a cliché on which

a resist is deposited, contacting a roller with the cliché in which the resist is contained, rotating a roller on the cliche, to transfer the resist contained in the cliche onto a surface of the roller, and contacting the roller with the substrate and rotating on the substrate to retransfer the resist onto the surface of the substrate. Previously the examiner had taken official notice that roller printing was known in the art, and as this had not been traversed by the applicant, this was taken as admitted prior art [see MPEP 2144.04]; the use of roller printing was held to have been obvious to one of ordinary skill in the art at the time of the invention in this case in *Deane*, motivated by its being a reliable, cost-effective technique for printing. This remains valid. However, the taking of official notice did not extend to the newly recited details of the roller process.

*Yoshida et al.* discloses [see Fig. 2, for instance] an analogous method in which roller printing is used to pattern a resist onto a surface. The process includes a cliche [gravure roller 21] on which a resist [4 from 23] is deposited, contacting and rotating a roller [20] to transfer the resist to the roller, and contacting the roller to the substrate [1a, here a cylindrical surface, but it could just as well be a sliding flat substrate] to retransfer the resist. It would have been obvious to one of ordinary skill in the art at the time of the invention to use such a roller printing process in the above device, motivated by the manufacturing efficiency of continuously applying the resist to the roller and from there onto the substrate, for instance.

Claim 24 is therefore unpatentable.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Schechter whose telephone number is (571) 272-2302. The examiner can normally be reached on Monday - Friday, 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Andrew Schechter/  
Primary Examiner, Art Unit 2871  
Technology Center 2800  
4 December 2008